DESIGN OF ONCHIP LOW DROPOUT (LDO) REGULATOR FOR POWER MANAGEMENT APPLICATION
DOI:
https://doi.org/10.22159/ajpcr.2017.v10s1.19989Keywords:
LDO, Analog Driver, TransientsAbstract
A low dropout regulator is proposed in this paper. The regulator is designed with classic five pack model to decrease the number of devices and make the design compact and also reduce the power consumption. The system is designed and simulated in cadence virtuoso environment under 180nm technology node. Three models of LDO is proposed in this paper, with all having same error amplifier but with small variations. The advantages and disadvantages of each model will be discussed in the paper. The LDOs have linear characteristic over a good input range. It has good transient response to load variation.
Â
Downloads
References
Chung-Hsun Huang, Ying-Ting Ma, and Wei-Chen Liao Design of a Low-Voltage Low-Dropout Regulator†IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 6, June 2014
Hoi Lee, , Philip K. T. Mok, and Ka Nang Leung, Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators†IEEE Transactions on Circuits And Systems—II, vol. 52, no. 9, September 2005
Wonseok Oh, and Bertan Bakkaloglu, A CMOS Low-Dropout Regulator with Current-Mode Feedback Buffer Amplifier†IEEE Transactions on Circuits And Systems—II, vol. 54, no. 10, October 2007
Yan Lu, Yipeng Wang, Quan Pan, Wing-Hung Ki, and C. Patrick Yue, A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection†IEEE Transactions on Circuits And Systems—I, vol. 62, no. 3, March 2015
Gianluca Giustolisi, Gaetano Palumbo and Ester Spitale Robust Miller Compensation with Current Amplifiers Applied to LDO Voltage Regulators†IEEE Transactions on Circuits And Systems—I, vol. 59, no. 9, September 2012
Published
How to Cite
Issue
Section
The publication is licensed under CC By and is open access. Copyright is with author and allowed to retain publishing rights without restrictions.